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Abstract— In this article, we propose a technique to accelerate non-volatile/ 
hybrid of volatile and non-volatile processor cache design space exploration 
for application specific embedded systems. Utilizing a novel cache behavior 
modeling equation and a new accurate cache miss prediction mechanism, our 
proposed technique can accelerate NVM/hybrid FIFO processor cache design 
space exploration for SPEC CPU 2000 applications up to 249 times compared 
to the conventional approach. 
1. INTRODUCTION 
Presence of Non-Volatile Memory (NVM) cell in processor cache is 
no longer a science fiction. In the June of 2014, Toshiba Corporation 
revealed their non-volatile Perpendicular STT-MRAM cell based L2 pro- 
cessor cache that overwhelmed all the advantages of conventional volatile 
SRAM caches [20]. Toshiba Corporation also offer budget friendly STT- 
MRAM+SRAM hybrid cache [19]. Several commercially implementable 
designs came out recently to use non-volatile Phase Change Random Ac- 
cess Memory (PCRAM) cells with SRAM cells for low power hybrid 
processor caches (e.g. [17]). Moreover, extensive researches are going 
on to utilize the other NVM cell technologies (such as Resistive Random 
Access Memory, NAND Flash, etc.) in different levels of the processor 
cache hierarchy. The features that made NVM cells so attractive for pro- 
cessor caches; especially in energy-performance-area critical embedded 
the cache performance evaluation phase needs to evaluate the per- 
formance in every initially deployable cache configuration as well 
as in every other configuration it generates due to line wear out. 
• Besides limited write endurance, any type of NVM cell is far more 
expensive than SRAM cell. Moreover, writing time is significantly 
slower in some types of NVM cells compared to SRAM cells (e.g. 
PCRAM write latency is 5ns where SRAM write latency is only 
1ns [17]). Due to one or few of these reasons, instead of deploying 
NVM cell in every cache line, hybrid cache that deploys differ- 
ent types of cells (such as PCRAM, STT-MRAM, SRAM, etc.) is 
used. To meet budget, cache performance and/or cache lifespan 
constraints, a hybrid cache should deploy different types of cells in 
such a combination that (i) price of the cache remains reasonable, 
(ii) application executes at a reasonable speed, (iii) NVM cells/lines 
are not used in the heavily written lines, and/or (iv) cache perfor- 
mance and energy efficiency does not degrade significantly when 
couple of NVM lines wear out. To assist in finding the most suit- 
able combination of cells for a hybrid cache configuration during 
design space exploration, the cache performance evaluation phase 
needs to report the number of writes per cache line and per cache 
set. 
systems, are (i) Higher storage density [13], (ii) Lower area occupancy 
[22] and (iii) Significantly lower energy consumption [14] over SRAM 
cells. 
Besides being energy-performance-area critical, embedded systems are 
usually application specific. For application specific systems, in SRAM 
cache design space exploration 1, trace-driven single-pass cache simu- 
lators are widely used to quickly find the total number of cache    misses 
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during execution of the application on different cache configurations [24, 
9]. We call this phase as the cache performance evaluation phase. Once 
the cache performance (i.e. number of cache misses) is known, analyti- 
cal models (such as the one in [12]) can be used to calculate the amount 
of energy and area consumption by each cache configuration simulated. 
The cache configuration that best suits the performance-energy-area oc- 
cupancy criteria is chosen for the final system design. Available single- 
pass cache simulators are ill-suited to fulfill the requirements of the cache 
performance evaluation phase in NVM/hybrid cache design space explo- 
ration. Two such requirements are discussed below: 
• Almost every type of NVM cell is prone to wear out when written 
heavily (i.e. loaded with data/updated frequently) [15, 29]. There- 
fore, in a heavily written cache that deploys NVM cells/cache lines 
(from here we use the words “cell” and “cache line” interchange- 
ably) with limited write endurance, cache configuration as well as 
performance and energy consumption may change over time due 
to cache line wear out. Change in cache performance and energy 
consumption can be fatal in systems such as application specific 
real-time embedded systems. Therefore, the system designer must 
deploy a safety mechanism to prevent the system from being used 
when its cache configuration reaches to an unsuitable state. To as- 
sist the system designer in designing a safety mechanism or to iden- 
tify the unsuitable states in a cache during design space exploration, 
 
 
1 The process of finding the most suitable processor cache configuration. 
Combination of the following cache parameters is defined as cache con- 
figuration: (i) set size: number of cache sets, (ii) Associativity: number of 
storage cells/cache lines per set, (iii) Line size: amount of data storable in 
each storage cell, and (iv) Replacement Policy: policy to select a storage 
cell to load new data 
(a) (b) 
 
Figure 1: An NVM Cache’s Configurations Due to Line Wear Out 
Let us explain with an example how these new requirements make the 
available single-pass cache simulators infeasible for NVM/hybrid pro- 
cessor cache design space exploration. Figure 1 (b) shows all the three 
additional configurations that may generate from the NVM/hybrid FIFO 
cache configuration shown in Figure 1 (a) when the cache becomes unus- 
able after the last active line in any cache set wears out. That means, if 
the set size was 8 and associativity was 64 in the cache configuration of 
Figure 1 (a), it was necessary to simulate 281,474,976,710,655 configu- 
rations in the existing single-pass cache simulators. Simulating so many 
configurations will take few years for sure by the exiting single-pass cache 
simulators. Moreover, to record the number of misses per line in each of 
these cache configurations, enormous amount of storage is required. 
In this article, we propose a trace-driven resource generous technique 
“Breakneck Cache Performance Evaluation Method” (“BCPEM”) to ac- 
celerate the cache performance evaluation phase in NVM/hybrid pro- 
cessor cache design space exploration for application specific embed- 
ded systems. “BCPEM” is exclusively designed for First-In-First-Out 
(FIFO) replacement policy as FIFO is very popular in embedded pro- 
cessor caches [9]. “BCPEM” can accelerate efficiently as long as (i) line 
wear out in one cache set does not influence the number of misses in 
other cache sets in an NVM/hybrid cache and (ii) line size is same in all 
the cache configurations to analyze. To accelerate, “BCPEM” utilizes the 
following approaches: 
• Instead of simulating each cache configuration, “BCPEM” evalu- 
ates performance of each cache set separately. For example, if the 
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Therefore, in equation 1, 
 
∗ 
due to line wear out, in the target cache set for the given application. 
After that, a single-pass cache simulator have to be used to simulate those 
pairs of Ms within which Hs of any M does not change by 20% or 
more 
n = (V1 × 
(n 
+ n0 )) n0 
∗ compared to the H  of the largest M  in the pair 
2.  If for any    simulated 
or, n0 = (V1 (n 
∗ + n0 )) − 
n 
associativity pair {Mi, Mj }, there exists no simulated associativity Mk 
or, n0 = (V1 × n ) + (V1 × n0 ) − 
n 
such as Mi < Mk < Mj , and ns for Mi and Mj varies by 10% or 
more, or, n0 × (1 − V1 ) = (V1 × n ) − n a new associativity Mk  = 
(
 +Mj ) 
∗ (V1 × n ) − n 2 has to be simulated. This process is repeated unless between simulated associativities Mi and Mj , there exists 
or, n0 = 
1 − V1 
(2) 
no simulated associativity Mk , and n for Mi is not larger than 9% or more 
compared to the n for Mj . For example, assume that the single-pass cache 
By replacing V1 with (1/2) × (H + 
√
H2 − 4) in equation 
2, 
simulator simulated associativities (M) 1,16 and 44 for set 0 in a   cache 
with four sets and cache line size 16 bytes. It means, between associativity 
n0 = 
((1/2) × (H + 
√
H2 − 4) × n  ) − 
n 
√   
2
 
(3) 
1 and 16 (as well as between associativities 16 and 44) Hs do not change 
by 20% or more.  If n for associativity 1 is 10% larger than associativity 
1 − ((1/2) × (H 
+ 
H   − 4)) 16, simulator needs to simulate associativity 8. If n for associativity 1 is 
Equation 3 suggests, as H and n are variables dependent on M , and 
M0 is fixed for the given application, we can never find a value for n0 that 
does not change with the change in M . Hence, n0 should be replaced with 
a variable R0 dependent on associativity (M ). 
Involvement  of M0  in H  raised the second concern in our    analysis. 
No cache line is considered to be blocked in the available trace-driven 
cache simulators [6, 12, 24]. Therefore, even without M0 , the modeling 
equation should be able to estimate the total number of cache misses (n) 
for a given associativity (M). With these changes, the equation to model 
the effect of M on n should look like the following: 
 ∗ 
10% larger than associativity 8, simulator needs to simulate associativity 
4 and so on. When between any simulated associativities Mi and Mj 
, there exists no simulated associativity Mk , and ns for Mi and Mj 
varies 
by less than 10%, linear interpolation can be used to calculate/predict the 
number of cache misses in all the associativities in between Mi and Mj . 
As a result, simulation time can be reduced significantly. We name this 
prediction method as “Breakneck Prediction Method” (“BPM”). 
A point to note, instead of linear interpolation in “BPM”, “BME” can 
be used to predict the ns for all the associativities in between M1 and 
Mx when their ns are collinear. However, use of “BME” to predict n 
is slightly time consuming compared to linear interpolation.  This is  be- 
cause, to predict the ns using “BME” for all the associativities in between 
n = (1/2) × (H + 
√
H2 − 4) × 
(n 
+ R0 ) − R0 (4) M   and M  , R  s of 
M 
and M have to be calculated using  “BME” 
1 x 0 1 x ∗ 
where H = 1 + 
(M ) 
and M < M∗. We named equation 4 as the 
“Breakneck Modeling Equation” (“BME”). like “PFE”, “BME” is also 
first. After that, using R0 s of M1 and Mx in regression analysis or lin- 
ear interpolation (as R0 s for associativities Mx to M1 should be collinear 
according to Equation 5), R0 s for all the associativities in between   M1 
not efficient in modeling for a cache configuration on which an  applica- and Mx  have to be approximated/predicted.  When n  , H and  R for 
tion’s n is close to n∗ (i.e. difference between n and n∗ is less than 
20%) 
an associativity (M 
0 
) are known for a given application, “BME” can   be 
and/or 80% or more memory accesses by the processor generate cache 
miss. 
 
4. BREAKNECK PREDICTION METHOD 
When associativity decreases in a fully-associative cache/set, usually 
number of misses (n) increases for a particular application. If the num- 
ber  of  misses (n)  for  associativities  Mx,Mx−1   =  Mx  − 1,Mx−2 
= 
used to predict/estimate the number of cache misses for that M to avoid 
simulation. 
 
5. BREAKNECK CACHE PERFORMANCE 
EVALUATION METHOD 
Breakneck Cache Performance Evaluation Method (“BCPEM”) is  an 
Mx−1 − 1,...M1 are  
n1
 n1 n1 
1 
x 1 application specific, trace-driven technique which is aimed to speed up 
2x−1 
, 
2x−2 
, 
2x−3 
, ...n , the ns for M to M are 
certainly not collinear. Similarly, if the number of misses (n) for associa- the cache performance evaluation phase in NVM/hybrid, set-associative, tivities Mx to M1 are 
n1 n1
 1 x 1 FIFO processor cache design space exploration, when line wear out    in 
1.5x−1 
, 
1.5x−2 
, ...n , the ns for 
M 
to M are not 
collinear; however, the curve generated by the ns is more linear compared 
to the previous case. In fact, it is very easy to verify using Microsoft excel 
or similar software that, to be considered collinear, ns for all the associa- 
tivities in between and including Mx and M1 must not differ by more 
than 9% compared to the n of Mx. When collinear, by knowing ns 
for associativities Mx and M1 only, it is possible to calculate/predict 
ns for all the associativities in between Mx  and M1  using linear    
inter- 
polation. This method can save a huge amount of time in the cache 
performance evaluation phase. 
To find the range of associativities that have collinear ns (such as Mx 
to M1), we can use “BME”. For all the associativities in between and in- 
cluding Mx and M1 , if Hs are very close (i.e. does not differ significantly 
compared to the H of Mx) and can be considered equal/fixed/constant, 
then equation 4 can be written as 
∗ 
one cache set does not influence the number of misses in other cache sets. 
“BCPEM” utilizes the fact, when line wear out in a cache set does not in- 
fluence the number of cache misses (n) in other cache sets, every cache set 
can be considered as an independent fully-associative cache. That means, 
in Figure 1 (b), set 0 in both Configuration 2 and Configuration 4 will 
generate the same number of cache misses for a given application. There- 
fore, by collecting n in set 0 associativity 1, set 1 associativity 1 and set 1 
associativity 2 separately, and by combining the results, n of Configura- 
tion 2 and Configuration 4 can be estimated accurately. It is an wastage of 
time to collect n of set 0 in both of Configuration 2 and Configuration 4. 
Due to this wastage of time, existing single-pass cache simulators are in- 
feasible to deploy when the NVM/hybrid cache has large number of sets 
and each set can generate large number of different associativities due to 
line wear out. 
“BCPEM” cache performance evaluation flow is presented in Figure 2. 
n = C1 × (n + R0 ) − R0 “BCPEM” collects n of each cache set in a cache for different associativ- 
where constant C1 = (1/2) × (H + 
√
H2 
− 4) 
ities that may generate due to line wear out. For this purpose, “BCPEM” 
n 
∗ 
or, n = (C1 × n ) + (C1 × R0 ) − 
R0 
collects   ∗ and M∗ for each cache set first.  After that, for each   cache 
∗ 
or, n = (C1 − 1) × R0 − C2 where constant C2 = (C1 × n ) 
or, n = C3 × R0 − C2 where constant C3 = (C1 − 1) 
(5) 
set, “BCPEM” collects n for the associativities possible to generate  due 
to line wear out, by simulating only few of those associativities. Let us 
explain these steps in details: 
Equation 5 is a straight line equation and, therefore, ns for Mx  to 
M1 
Step1: n∗ calculation -  Total number of cold misses (n∗) for a given 
are collinear. However, the question remains, when can we consider the 
Hs for associativities Mx to M1 as constant? Even though we do not 
know the answer, the following two information are enough to design an 
efficient cache miss prediction method: (i) Hs for M1 to Mx must not 
differ significantly, and (ii) ns for M1 to Mx must not differ by more 
than 9% compared to the n of Mx. 
Now, let us explain how the prediction method should work. Initially, it 
is necessary to calculate H values for all the associativities (M) possible, 
application in a cache set is the total number of unique data blocks loaded 
in that cache set.  A cache memory loads data blocks containing   multi- 
 
 
2 Definition of H in Section 3 suggests, when maximum associativity is 
64 and optimal associativity is up to 10 million, 20% difference between 
the Hs of M1 and Mx can help to skip simulation of up to ten consecutive 
associativities. It is not a good idea to skip simulation of more than 10 
consecutive associativities for which we want to predict ns using linear 
interpolation 
0 
n 
n 
n 
n 
√ 
(M −M0 ) 
∗ 
∗ 
set size is 8 and associativity is 64 in a cache initially, “BCPEM” 
evaluates performance of each of the 8 cache sets separately for 
associativities 64, 63, 62,...1 when line wear out can reduce asso- 
ciativity to 1. Therefore, only 512 cache set configurations are nec- 
essary to evaluate rather than 281,474,976,710,655 cache configu- 
rations. This approach reduces storage requirement significantly. 
caching capacity M (for which the number of misses has to be estimated) 
changes. M∗ is the optimal caching capacity of a fully-associative cache 
that does not require any reloading of any data block for a given applica- 
tion. M0 represents the amount of cache space that cannot be used  due 
to some sort of locking mechanism or scenario-specific reasons.     ∗    is n 
the number of cold misses for an application.  n0  is a correction    factor ∗ 
• Per simulated cache set, by simulating few of the associativities, independent  of  M.  M∗,M 
,n 
and n0 are fixed for a given application, 
“BCPEM” predicts the number of cache misses for all the associa- 
tivities possible due to line wear out. “BCPEM” utilizes “Break- 
neck Modeling Equation” (“BME”) and “Breakneck Prediction 
Mechanism” (“BPM”) to predict the number of misses in the as- 
sociativities which are not simulated. Once the number of cache 
misses is known for a given application for each of the associa- 
tivities possible (e.g 64 to 1) in each cache set (e.g. each of the 8 
sets), “BCPEM” can calculate the number of cache misses in all the 
cache configurations possible in the NVM/hybrid cache (e.g. total 
operating system and hardware. This modeling equation is not efficient 
for a cache configuration on which an application’s n is close to   ∗ or 
n 
cache hit rate is too low. 
Equation 1 is called “Page Fault Equation” (referred to as “PFE”). This 
equation can model the effect of caching capacity on the number of cache 
misses efficiently (for real workloads on Linux and Windows 2000 that in- 
clude different replacement policies, compute, IO and memory intensive 
benchmarks, multiprogramming and user input. Performance of “PFE” 
has never been evaluated for SPEC CPU 2000 and 2006 benchmark  ap- 
of 281,474,976,710,656) in a split of a second. plications) when the values of M∗,M ,n∗  and n are provided for  an 
0 0 ∗ 
This article discusses “Breakneck Cache Performance Evaluation Method” application. To obtain/approximate the values of M ,M0 
,n 
and n0 , sim- 
(“BCPEM”) as follows: Section 2 discusses some related works; Sec- 
tion 3, 4 and 5 discuss “BME”, “BPM”, and “BCPEM” respectively, Sec- 
tion 6 shows the efficiency of “BCPEM” with empirical evidences and 
Section 7 concludes the paper. 
Throughout the article, we made the following assumptions: 
• One faulty bit makes a cache line completely unusable. 
ulations are performed to know the number of misses for all the caching 
capacities (Ms) possible in a fully-associative cache and the results are 
used in regression analysis.  The less number of caching capacities    are 
simulated, the less the efficiency of “PFE”. Therefore, “PFE” is not help- 
ful enough to be utilized as a cache miss prediction method to avoid cache 
simulation in the cache performance evaluation phase in design space ex- 
ploration.  In addition, as there was no known fast method to calculate 
• When all the lines wear out in a set, the set as well as the entire the actual values of M∗ and n∗, it was impossible to verify the definition 
cache dies/wears out. of M
∗
 and   ∗ used in “PFE” and accuracy of their values found via  re- 
• Line size is same in all the cache configurations. 
2. RELATED WORK 
Among the available cache simulation techniques (such as system sim- 
ulation [28], instruction set simulation [16], etc.), application’s memory 
access trace-driven single-pass cache simulation is known to be the fastest 
and the most resource generous. In a single-pass cache simulator, a trace 
file that indicates when and which data blocks were accessed by the pro- 
cessor during execution of an application is used as the input. By reading 
one data block access at a time from the trace file, the single-pass sim- 
ulator checks whether the requested data block is available in the simu- 
lated cache configurations. Cache configurations are represented by an 
array or a list in single-pass simulation. Therefore, without spending a 
large amount of time in simulating the exact hardware behavior (unlike 
system simulation [28] and instruction set simulation [16]), single-pass 
cache simulators can quickly and accurately estimate the number of cache 
misses for a particular application on a group of cache configurations. 
To mimic the hardware behavior minimally and to reduce the need for 
extensive computing resources, additional mechanisms, such as special 
data structures [8], trace compression [18, 27], running the simulation on 
parallel hardware [10, 25], inclusion properties [24], etc. are applied in 
single-pass simulation (Point to note, not all of these mechanisms can be 
used for every cache replacement policy). The state-of-art, single-pass 
FIFO cache simulator is “CIPARSim” [9]. Like the other existing cache 
gression analysis. Moreover, “PFE” does not consider cache set size, and 
no proposal was made on how to adapt “PFE” on modern set-associative 
processor caches. Therefore, this equation could not help much either in 
SRAM or in NVM/hybrid cache design space exploration. 
Several system-level analytical models are available to collect infor- 
mation for architectural studies such as the effect of associativity on the 
memory fetch time, effect of cache line size on cycle time, etc. CACTI [26] 
is one such famous system-level model for SRAM caches. For NVM, 
NVSim [5] is a popular system-level model based on CACTI. However, 
these system-level analytical models are not capable to model the effect 
of associativity or caching capacity on the number of cache misses for a 
given application. 
 
3. BREAKNECK MODELING EQUATION 
Realizing the potential of analytical modeling and inspired by the suc- 
cess of “PFE” [23], we became interested to analyze “PFE” in search for 
a modeling equation that can speed up the cache performance evaluation 
phase in NVM/hybrid FIFO processor cache design space exploration. 
Here, we discuss our findings that lead us to “Breakneck Modeling Equa- 
tion” (‘BME”). BME is the basis of “BCPEM”. 
To have a better understanding, we started with verifying the defini- 
tion of each parameter and variable used in “PFE”. As “PFE” does not 
take cache set size into account, it was intuitive that “PFE” should be ap- 
plicable to each set separately in a set-associative cache.  Therefore,   M ∗ 
simulators, “CIPARSim” is also not fast enough to fulfill the requirements should be the associativity and M should be the optimal associativ- 
of NVM/hybrid FIFO processor cache design space exploration for appli- ity to avoid reloading of any data block for a given application.    We 
cation specific systems. also designed our own algorithm to find the actual values of M
∗
 and   ∗ 
Modeling the effect of caching capacity on cache misses is mathemat- quickly and accurately (discussed in Section 5). With the set-associative 
ically challenging. However, having such an analytical model can help to cache specific definition of M  and actual values of  
M∗ 
and   ∗, we dis- 
estimate the number of cache misses during an application without per- 
forming any time consuming simulation.  Therefore, such an  analytical 
covered that, even when ns for all the possible Ms are known and used in 
regression analysis for “PFE”, the approximate values do not quite match 
model can be the perfect choice to replace single-pass cache simulators in with the actual values of    ∗ and M ∗.  Moreover, when we provide the 
the cache performance evaluation phase during NVM/hybrid FIFO  pro- actual values of M∗ and n∗ in regression analysis to approximate n0 and 
cessor cache design space exploration. Analytical modeling possibilities M0  only,  “PFE” modeling  efficiency degrades.   It indicates a  problem 
have been studied widely but without much success.   Earlier works    in with the definition or use of n0 , M0, M and n∗ in “PFE”. 
this attempt found the necessity to adapt simple memory access  mod- 
els [1, 21] and/or focus on specific replacement policies [7, 4]. However, 
they neither take into account the interaction among processes and with 
the kernel [11], nor the changes in the memory access pattern [3]. Con- 
sidering the previous limitations, Tay et al. [23] proposed the following 
analytical model: 
To  identify the root of the problem, we decided to analyze n0  as   the 
starting point. We noticed that n0 changes significantly when the number 
of known data points (associativities for which cache misses are known 
via simulation) in regression analysis changes. It suggests that n0 should 
be replaced with a variable R0  which is dependent on   associativity 
(i.e. when M changes, R0  value should change for a given  application. 
In the original proposal of PFE, n0 was fixed for a given application). 
∗ 
n = (1/2) × (H +   H2 − 4) × (n 
∗ 
+ n0 ) − n0 (1) Below, we provide a mathematical proof to support our claim. Proof Against Fixed n0 in “PFE”: In equation 1 of Section 2, (1/2) × 
where H = 1 + (M  −M0 ) and M < M∗. In this equation, n is the total (H + 
√
H2 
∗ 
− 4) = V1 is a variable dependent on associativity M  and 
number of cache misses and it varies when the fully-associative  cache’s n   is fixed/constant for the given application. 
n 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4: Entire Cache Performance Evaluation Time for SPEC CPU 2000 Applications 
 
to 8 (for application bwaves) times faster than “CIPARSim”. “BCPEM” 
could do the job so quickly because, cache misses were predicted for a 
large number of associativities using “BPM”. Due to the use of “BPM”, 
“BCPEM” will always be faster than “CIPARSim” no matter how small 
the application is. 
The first two parts of our experiment made it evident that, as (i) the 
same cache simulator is used to simulate less and simpler configurations 
 
[8] M. S. Haque, J. Peddersen, A. Janapsatya, and S. Parameswaran. Dew: A 
fast level 1 cache simulation approach for embedded processors with fifo 
replacement policy. In DATE’10. 
[9] M. S. Haque, J. Peddersen, and S. Parameswaran. Ciparsim: cache 
intersection property assisted rapid single-pass fifo cache simulation 
technique. In ICCAD, pages 126–133, 2011. 
[10] P. Heidelberger and H. S. Stone. Parallel trace-driven cache simulation by 
time partitioning. In WSC’ 90, pages 734–737. 
(i.e. cache set rather than an entire cache) and (ii)  ∗ and M∗ estimation [11] S. Irani, A. R. Karlin, and S. Phillips. Strongly competitive algorithms for 
time is ignorable, time consumed by “BCPEM” can never exceed the time 
consumed by “CIPARSim”. Therefore, in the third part, to figure out how 
much time can be reduced by “BCPEM” compared to “CIPARSim” for an 
entire benchmark suite, we chose SPEC CPU 2000 suite. To complete our 
experiment in reasonable time, we used (i) the cache configuration of the 
previous experiment but with reduce line size of 4bytes and (ii) trace  of 
the first 100 Million instructions for each application. Figure 4 compares 
the total time consumed by “BCPEM” and “CIPRASim” to collect n of 
each SPEC CPU 2000 application on the 3,249 configurations possible in 
the target cache. For these applications too, “BCPEM” is 104 (for appli- 
cation “galgel”, “BCPEM” took 1 hour and “CIPARSim” took 4 days) to 
249 (for application “ammp”, “BCPEM” took 28 minutes and “CIPAR- 
Sim” took 5 days) times faster than “CIPARSim”. For SPEC CPU 2000 
applications, accuracy of predicted misses in “BCPEM” were within +6% 
and -5%. Therefore, “BCPEM” is an efficient acceleration technique for 
NVM/hybrid FIFO processor cache design space exploration. 
 
7. CONCLUSION 
Trace-driven single-pass cache simulators are not as successful in ac- 
celerating non-volatile/hybrid of volatile and non-volatile processor cache 
design space exploration as they are in SRAM processor cache design 
space exploration for application specific embedded systems. In this arti- 
cle, we propose a technique to accelerate the phase which is convention- 
ally accelerated by single-pass cache simulators in processor cache design 
space exploration for application specific embedded systems. Utilizing a 
novel cache behavior modeling equation and a new accurate cache miss 
prediction mechanism, our proposed technique can accelerate NVM/hybr- 
id FIFO processor cache design space exploration for SPEC CPU 2000 
applications up to 249 times compared to the conventional approach. 
 
8. REFERENCES 
[1] A. V. Aho, P. J. Denning, and J. D. Ullman. Principles of optimal page 
replacement. J. ACM, 18(1):80–93, Jan. 1971. 
[2] S. Berkowit. Pin - a dynamic binary instrumentation tool. 
http://software.intel.com/en-us/articles, 2013. 
[3] J. Casmira, J. Fraser, D. Kaeli, and W. Meleis. Operating system impact on 
trace-driven simulation. In Annual Simulation Symposium, page 76, 1998. 
[4] A. Dan and D. Towsley. An approx. analysis of the lru and fifo buffer 
replacement schemes. SIGMETRICS Perf. Eval. Rev., 18(1):143–152, 1990. 
[5] X. Dong, C. Xu, Y. Xie, and N. P. Jouppi. Nvsim: A circuit-level 
performance, energy, and area model for emerging nonvolatile memory. 
IEEE Trans. on CAD of Integrated Circuits and Systems, 31(7):994–1007, 
2012. 
[6]  J. Edler and M. D. Hill˙Dinero iv trace-driven uniprocessor cache simulator. 
http://www.cs.wisc.edu/ markhill/DineroIV/, 2004. 
[7] P. A. Franaszek and T. J. Wagner. Some distribution-free aspects of paging 
algorithm performance. J. ACM, 21(1):31–39, Jan. 1974. 
paging with locality of reference. In SODA, 1992. 
[12] A. Janapsatya, A. Ignjatovic´, and S. Parameswaran. Finding optimal l1 cache 
configuration for embedded systems. In ASP-DAC ’06. 
[13]  A. Jog, A. K. Mishra, C. Xu, Y. Xie, V. Narayanan, R. Iyer, and C. R. Das. 
Cache revive: Architecting volatile stt-ram caches for enhanced 
performance in cmps. DAC ’12. 
[14] C. H. Kim, J.-J. Kim, S. Mukhopadhyay, and K. Roy. A forward 
body-biased low-leakage sram cache: device and architecture 
considerations. In ISLPED, 2003. 
[15] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change 
memory as a scalable dram alternative. SIGARCH Comput. Archit. News, 
37(3):2–13, June 2009. 
[16] M. Loghi, M. Poncino, and L. Benini. Cache coherence tradeoffs in 
shared-memory mpsocs. ACM Trans. Embed. Comput. Syst., 5(2):383–407, 
May 2006. 
[17] P. Mangalagiri, K. Sarpatwari, A. Yanamandra, V. Narayanan, Y. Xie, M. J. 
Irwin, and O. A. Karim. A low-power phase change memory based hybrid 
cache architecture. GLSVLSI ’08. 
[18] A. Milenkovic´ and M. Milenkovic´. An efficient single-pass trace 
compression technique utilizing instruction streams. ACM Trans. Model. 
Comput. Simul., 17(1), Jan. 2007. 
[19]  H. Noguchi et al. Ultra low power processor using 
perpendicular-stt-mram/sram based hybrid cache toward next generation 
normally-off computers. Journal of Applied Physics, 111, 2012. 
[20] H. Noguchi et al. Highly reliable and low-power nonvolatile cache memory 
with advanced perpendicular stt-mram for high-performance cpu. Symposia 
on VLSI Technology and Circuits, 2014. 
[21] E. J. O’Neil, P. E. O’Neil, and G. Weikum. An optimality proof of the lru-k 
page replacement algorithm. J. ACM, 46(1):92–112, Jan. 1999. 
[22] S. Sheu. A 4mb embedded slc resistive-ram macro with 7.2ns read-write 
random-access time and 160ns mlc-access capability. In ISSCC’11. 
[23] Y. C. Tay and M. Zou. A page fault equation for modeling the effect of 
memory size. Perform. Eval., 63(2):99–130, Feb. 2006. 
[24] N. Tojo, N. Togawa, M. Yanagisawa, and T. Ohtsuki. Exact and fast l1 cache 
simulation for embedded systems. In ASP-DAC’09. 
[25] W.-H. Wang and J.-L. Baer. Efficient trace-driven simulation method for 
cache performance analysis. SIGMETRICS Perform. Eval. Rev., 18(1):27–
36, Apr. 1990. 
[26] S. J. E. Wilton and N. P. Jouppi. Cacti: An enhanced cache access and cycle 
time model. IEEE Journal of Solid-State Circuits, 31:677–688, 1996. 
[27] Z. Wu and W. Wolf. Iterative cache simulation of embedded cpus with trace 
stripping. In CODES, pages 95–99, 1999. 
[28] XTMP. The xtensa modeling protocol and xtensa systemc modeling for fast 
system modeling and simulation. www.tensilica.com. 
[29] P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A durable and energy efficient 
main memory using phase change memory technology. In ISCA’09. 
 
 
 
 
 
This work was supported by Agency for Science, Technology and Research 
(A*STAR), Singapore under Grant No. 112-172-0010. 
1000000 
100000 
10000 
1000 
100 
10 
1 
SPEC CPU2000 Applications 
 
ClPARSim BCPEM 
Si
m
u
la
ti
o
n
 T
im
e 
(S
ec
) 
5
 D
ay
s 
6
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
6
 D
ay
s 
5
 D
ay
s 
4
 D
ay
s 
5
 D
ay
s 
4
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
6
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
6
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
5
 D
ay
s 
3
8
 M
in
 
3
6
 M
in
 
4
9
 M
in
 
3
4
 M
in
 
4
7
 M
in
 
3
8
 M
in
 
2
9
 M
in
 
1
 H
o
u
r 
4
0
 M
in
 
4
4
 M
in
 
4
4
 M
in
 
3
1
 M
in
 
3
0
 M
in
 
3
8
 M
in
 
3
0
 M
in
 
4
6
 M
in
 
3
0
 M
in
 
3
4
 M
in
 
3
4
 M
in
 
5
0
 M
in
 
3
2
 M
in
 
1
 H
o
u
r 
5
1
 M
in
 
2
8
 M
in
 
2
8
 M
in
 
3
4
 M
in
 
